



تقدم لجنة EICoM الاكاديمية

تلخيص لمادة:

**مختبر منطق والكترونيات**

جزيل الشكر للطالب:

**حمزة اسماعيل**





\* Logic and Electronic Laboratory :-

\* Diode Applications :-

\* Regular Diode Applications :-

1. The Rectifier Circuits :-

A. Half Wave rectifier (HWR) :-




$$V_{p_o} = V_{\max}(\text{input}) - V_y \quad \boxed{V_y = 0.7V}$$

$$V_{\text{avg}} = \frac{V_p}{\pi} = 0.318 V_p$$

$$f_o = f_{\text{source}} \quad \boxed{V_r = \frac{V_p}{f_{\text{source}} R.C}}$$


B. Full Wave rectifier (FWR) :-



$$V_{p_o} = V_{\max}(\text{input}) - V_y$$

$$f_o = 2 f_{\text{source}}$$

$$\boxed{V_r = \frac{V_p}{2 f_{\text{source}} R.C}}$$



$$V_{p_o} = V_{\max}(\text{input}) - 2V_y$$

$$V_{\text{avg}} = \frac{2V_p}{\pi} = 0.636 V_p$$

max voltage input signal

$$f_o = 2 f_{\text{source}}$$


$$V_{DC} = V_{p_o} - \frac{1}{2} V_r$$

$$\boxed{V_r = \frac{V_p}{2 f_{\text{source}} R.C}}$$


\* Regular Diode Applications :-

2. Clipper Circuits → Cutting.


Positive clipper circuit



negative clipper circuit




dual clipper circuit.




3. clamper Circuits :- → shifting.


Positive clamper




negative clamper.



\* Clipper :- cutting



\* Clamper :- shifting






\* Logic and Electronics Laboratory :-


\* Bipolar Junction Transistor (BJT) :-

\* Type of Transistor :-

1. NPN Transistor.




2. PNP Transistor:




\* Mode of operation for the transistor:


1. Reverse Active mode.




2. Forward Active mode.



3. Saturation mode:



4. Cutt off mode.



\* Current Relationship :-

$$I_E = I_C + I_B \Rightarrow I_E = I_B(1 + \beta)$$



$$I_C = \beta I_B$$

$$\frac{I_C}{I_E} = \alpha \quad I_C = \alpha I_E \quad I_B = mA$$


$$\alpha = \frac{\beta}{1 + \beta} \quad \beta = \frac{\alpha}{1 - \alpha} \quad I_C = mA \quad I_E = mA$$

\* BJT applications :-

1. Transistor as an amplifier.



2. Transistor as switch :-




\* Transistor circuit is switched between cutt off and saturation

\* Open switch condition when  $V_{in} < V_{BE(on)}$  the BJT will be in cutt off region  $I_B = I_C = 0A, V_C = V_{CC}$

\* closed switch condition when  $V_{in} = V_{CC}$  the BJT will be in saturation region

$$I_C = \frac{V_{CC} - V_{CE}}{R_C} \quad V_{CE} \approx 0.2V$$





\* Logic and Electronics Laboratory :-


\* Operational amplifier :-

\* Ideal op-amp :-


1. Infinite input resistance
2. Zero output resistance.
3. Zero input current and input voltage offsets.

\* Types of op-amp :-


1. Inverting amplifier :-




2. Non-inverting amplifier :-




3. Summing amplifier :-



4. Difference amplifier :-




5. Instrumentation amplifier :-




\* Types of op-amp :-

6. Differential amplifier :-



7. Integration amplifier :-



\* Combinational logic :-

\* Boolean algebra Theorems :-

1. Associative law :-

$(A \cdot B) \cdot C = A \cdot (B \cdot C) = ABC$

$(A + B) + C = A + (B + C) = A + B + C$

2. Distributive law :-

$A \cdot (B + C) = AB + AC$

$A + (B \cdot C) = (A + B) \cdot (A + C)$

3. Commutative law :-

$A \cdot B = B \cdot A$  ,  $A + B = B + A$

4. Precedence :-

$A \cdot B + C = AB + C$

$A + (B \cdot C) = A + BC$

5. Single Variable Theorems :-

$AA = A$  ,  $A + A = A$

$A + \bar{A} = 1$  ,  $A\bar{A} = 0$  ,  $A = \bar{\bar{A}}$

$A + AB = A$  ,  $A + \bar{A}B = A + B$

$A \cdot 1 = A$  ,  $A + 1 = 1$  ,  $A \cdot 0 = A$

$A \cdot 0 = 0$  ,  $\bar{1} = 0$  ,  $\bar{0} = 1$

6. Demorgan's Theorems :-

$\overline{(A \cdot B)} = \bar{A} + \bar{B}$

$\overline{(A + B)} = \bar{A} \cdot \bar{B}$

7. Absorption Theorems :-

$A + AB = A$  ,  $A(A + B) = A$




\* Logic and Electronics laboratory :-

\* Combinational logic :-

\* Logic gates :-


1. AND gates :-

$A \cdot B = F$




2. OR gates :-

$A + B = F$




3. Inverter (not) gate

$F = \bar{A}$




4. Buffer gates :-

$F = A$




5. NAND gates.

$F = \overline{A \cdot B} = \bar{A} + \bar{B}$




6. NOR gates :-

$F = \overline{A + B} = \bar{A} \cdot \bar{B}$




7. Exclusive OR (XOR) :-

$F = A \oplus B = \bar{A}B + A\bar{B}$



8. Exclusive NOR (XNOR)

$F = \overline{A \oplus B} = \bar{A} \oplus B = \bar{A}B + A\bar{B}$




\* Karnagh map (K-map) :-

1. Two Variable.

$F(A,B) = \sum(0,2)$


$F(A,B) = \bar{B}$



2. Three Variable :-

$F(A,B,C) = \sum(0,1,2,6)$

$F(A,B,C) = \bar{A}\bar{B} + B\bar{C}$




\* Karnagh map (K-map) :-

3. four Variable


$f(A,B,C,D) = \sum(0,1,5,7,13,15)$

$F(A,B,C,D) = \bar{A}\bar{B}\bar{C} + BD$




\* Sequential logic :-

1. SR flf



S	R	Q <sup>+</sup>	
0	0	Q	no chom
0	1	0	Reset
1	0	1	Set
1	1	X	invalid


2. JK flf :-



J	K	Q <sup>+</sup>	Q	Q <sup>+</sup>	J	K
0	0	Q	0	0	0	X
0	1	0	0	1	1	X
1	0	1	1	0	X	1
1	1	Q-bar	1	1	X	0

$Q^+ = J\bar{Q} + \bar{K}Q$


3. T flf :-



T	Q <sup>+</sup>	Q	Q <sup>+</sup>	T
0	Q	0	0	0
1	Q-bar	0	1	1
		1	0	1
		1	1	0

$Q^+ = T \oplus Q = T\bar{Q} + \bar{T}Q$


4. D flf



D	Q <sup>+</sup>	Q	Q <sup>+</sup>	D
0	0	0	0	0
1	1	0	1	1
		1	0	0
		1	1	1

$Q^+ = D$



\* OP amp connection.





# \* Logic and Electronic Laboratory :-


## \* Decoder :-



$V_{cc} \rightarrow H$ ,  $G_1 \rightarrow H$ .  
 $G_2A \rightarrow L$ ,  $G_2B \rightarrow L$ ,  $GND \rightarrow L$ .

## \* Counter :-

1. Synchronous counters.
2. Asynchronous counters.



$DCBA \rightarrow D \rightarrow \text{MSB}$ ,  $A \rightarrow \text{LSB}$ .

Count up  $\Rightarrow$  Count down  $\rightarrow H$ .

Count down  $\Rightarrow$  Count up  $\rightarrow H$ .